



Rev.1. Sept 2010.

**LCD-150P3**
**PRELIMINARY.**
**Dual chip low capacitance diode on P+ type substrate.**


**Mechanical date:**  $A_x=580\mu\text{m}$   $A_y=380\mu\text{m}$ .  
 $B_x=410\mu\text{m}$   $B_y=210\mu\text{m}$

**Schematic and pinning diagram.**

**Chip thickness:**  $180\pm 20\mu\text{m}$

**Scribe Line width** -  $60\mu\text{m}$ .

**Top Side** – Cathode. Al metallisation for wire bonding

**Thickness Al** –  $2.2\pm 0.2\mu\text{m}$

**Back side - Anode:** Ti-Ni-Ag for soldering.

### Limiting values

Parameter	Symbol	Conditions	Value	Unit
Max. Peak Pulse Current	$I_{FM}$	$t_p=8/20\mu\text{s}$	24,0*	A
Electrostatic Discharge	$V_{ESD}$	IEC 61000-4-2, level 4.	>15 (Contact); >25 (Air).	kV
Max.junction temperature	$T_j$	-	+150	°C

### Characteristics ( $T_j=25^\circ\text{C}$ )

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{BR}$	Breakdown voltage	$I_R=1\text{mA}$	50,0	-	-	V
$I_R$	Reverse leakage current	$V_R=50,0\text{V}$	-	-	0,9	$\mu\text{A}$
$V_F$	Peak forward voltage	$I_F=1,0\text{A}$ , $t_p=8/20\mu\text{S}$ $I_F=5,0\text{A}$ , $t_p=8/20\mu\text{S}$ $I_F=24,0\text{A}$ , $t_p=8/20\mu\text{S}$	-	-	1,0* 2.5* 6.0*	V
$C_J$	Diode capacitance	$V_R=0\text{V}$ , $f=1\text{MHz}$	-	5.0	-	pF

\*- For Device testing