



Schematic and pinning diagram

Mechanical date: $A_x = A_y = 710\mu\text{m}$
 $B_x = B_y = 550\mu\text{m}$

Chip thickness: $635 \pm 20\mu\text{m}$ without gridding

Scribe Line width - $40\mu\text{m}$.

Top Metal: AL with Ti under layer metallization for wire bond, thickness $2,2-2,4\mu\text{m}$.

Back side - Anode: without metallization

Top Side (Cathode) - pin 1, **Back Side (Anode)** - pin 2.

Sampling testing: no bad dice inking;
 guaranteed good dice quantity $\geq 93\%$.

Limiting values

Parameter	Symbol	Conditions	Value	Unit
Reverse Stand-off voltage	V_{RWM}	-	7,0	V
Peak Pulse Power	P_{pp}	$t_p = 8/20\mu\text{s}$	1400*	W
Peak Pulse Current	I_{pp}	$t_p = 8/20\mu\text{s}$	80*	A
Electrostatic Discharge	V_{ESD}	IEC 61000-4-2, level 4.	$> \pm 30\text{kV}$ (Contact); $> \pm 30\text{kV}$ (Air).	kV
Max.junction temperature	T_j	-	+150	$^{\circ}\text{C}$

Characteristics ($T_j = 25^{\circ}\text{C}$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{BR}	Breakdown voltage	$I_R = 1\text{mA}$	7,5	-	10	V
I_R	Reverse leakage current	$V = 7.0\text{V}$	-	-	1	μA
V_F	Forward voltage	$I_F = 10\text{mA}$	0,6	-	1,2	V
V_{CL}	Clamping Voltage	$I_{pp} = 1.0\text{A}, t_p = 8/20\mu\text{s}$ $I_{pp} = 20\text{A}, t_p = 8/20\mu\text{s}$ $I_{pp} = 80\text{A}, t_p = 8/20\mu\text{s}$	-	-	9,7* 11,5* 17,5*	V
C_j	Diode capacitance	$V_R = 0\text{V}, f = 1\text{MHz}$	-	-	600	pF

*- For Device testing