



## SMB-3,3L41, SMB-3,3L42

Chip Bi - directional TVS diode in wafer form, 4 inch.



**Schematic and pinning diagram.**

**Mechanical data:**  $A_x=A_y=280\mu\text{m}$ ,  $B_x= B_y= 100\mu\text{m}$

**Chip thickness:** a)  $138\pm 12\mu\text{m}$  – for SMB-3,3L41;

b)  $470\pm 20\mu\text{m}$  – for SMB-3,3L42.

**Scribe Line width** -  $60\mu\text{m}$ .

**Top Metal:** Al - for wire bonding,  $d=2.2\pm 0.2 \mu\text{m}$ .

**Back side:** a) Ti-Ni-Ag for Soldering – for SMB-3,3L41;

b) not grinded, without metallization – for SMB-3,3L42.

**Top Side** - pin 1, **Back Side** - pin 2.

**Sampling testing:** no bad dice inking;

guaranteed good dice quantity  $\geq 95\%$ .

### Limiting values

Parameter	Symbol	Conditions	Value	Unit
Reverse Stand-off voltage	$V_{RWM}$	-	3,3	V
Peak Pulse Power	$P_{pp}$	$t_p=8/20\mu\text{s}$	90*	W
Peak Pulse Current	$I_{pp}$	$t_p=8/20\mu\text{s}$	5,0*	A
Electrostatic Discharge	$V_{ESD}$	IEC 61000-4-2, level 4.	+/-8 (Contact); +/-15 (Air).	kV
Max.junction temperature	$T_j$	-	+150	°C

### Characteristics ( $T_j=25^\circ\text{C}$ )

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_R$	Diode reverse leakage current.	$V=\pm 3,3 \text{ V}$	-	0,05	0,40	$\mu\text{A}$
$V_{PT}$	Punch-Through Voltage	$I_{PT}=2\mu\text{A}$	3,5	-	-	V
$V_{sb}$	Snap-Back Voltage	$I_{sb}=50\text{mA}$	2,8	-	5,5	V
$C_j$	Diode capacitance .	$f=1\text{MHz}$ , $V_{dc}=0 \text{ V}$ . $f=1\text{MHz}$ , $V_{dc}=3,3\text{V}$	-	-	15,0 -	pF
$V_{CL}$	Clamping voltage	$I_{pp}=1,0\text{A}$ ; $t_p= 8/20\mu\text{S}$ . $I_{pp}= 5,0\text{A}$ ; $t_p= 8/20\mu\text{S}$ .	-	-	8,0* 18,0*	V

\* For Device testing.